Karthik Rajagopal

Publication Activity (10 Years)

Years Active: 1998-2012
Publications (10 Years): 0

Top Topics

Network Resources

Signal Processor

Top Venues

Publications

Karthik Rajagopal
Dynamically biased low power high performance 3.3V output buffer in a single well bulk CMOS 1.8V oxide 45nm process. ISQED (2012)
Rong Yang, Fei Fang, Albert Xin Jiang, Karthik Rajagopal, Milind Tambe, Rajiv T. Maheswaran
Designing better strategies against human adversaries in network security games. AAMAS (2012)
Karthik Rajagopal, Aatmesh, Vinod Menezes
An enhanced topology for reliability of a high performance 3.3V I/O buffer in a single-well bulk CMOS 1.8v-oxide low voltage process. ISQED (2009)
Rajat Chauhan, Karthik Rajagopal, Vinod Menezes, H. M. Roopashree, Sanish Koshy Jacob
A high performance, high voltage output buffer in a low voltage CMOS process. CICC (2005)
Amit Chowdhary, Karthik Rajagopal, Satish Venkatesan, Tung Cao, Vladimir Tiourin, Yegna Parasuram, Bill Halpin
How accurately can we model timing in a placement engine? DAC (2005)
Karthik Rajagopal, Tal Shaked, Yegna Parasuram, Tung Cao, Amit Chowdhary, Bill Halpin
Timing driven force directed placement with physical net constraints. ISPD (2003)
Sung-Woo Hur, Tung Cao, Karthik Rajagopal, Yegna Parasuram, Amit Chowdhary, Vladimir Tiourin, Bill Halpin
Force directed mongrel with physical net constraints. DAC (2003)
Ravishankar Arunachalam, Karthik Rajagopal, Lawrence T. Pileggi
TACO: timing analysis with coupling. DAC (2000)
Paul D. Gross, Ravishankar Arunachalam, Karthik Rajagopal, Lawrence T. Pileggi
Determination of worst-case aggressor alignment for delay calculation. ICCAD (1998)