Login / Signup
J. Andres Torres
Publication Activity (10 Years)
Years Active: 2011-2020
Publications (10 Years): 4
Top Topics
Integrated Circuit
Highly Parallelizable
Boyer Moore
Electron Beam
Top Venues
Oper. Res. Lett.
CoRR
ISQED
IEEE Des. Test
</>
Publications
</>
Dehia Ait-Ferhat
,
Vincent Juliard
,
Gautier Stauffer
,
J. Andres Torres
Combining lithography and Directed Self Assembly for the manufacturing of vias: Connections to graph coloring problems, integer programming formulations, and numerical experiments.
Eur. J. Oper. Res.
280 (2) (2020)
Dehia Ait-Ferhat
,
Vincent Juliard
,
Gautier Stauffer
,
J. Andres Torres
The k-path coloring problem in graphs of bounded treewidth: An application in integrated circuit manufacturing.
Oper. Res. Lett.
48 (5) (2020)
Dehia Ait-Ferhat
,
Vincent Juliard
,
Gautier Stauffer
,
J. Andres Torres
DSA-aware multiple patterning for the manufacturing of vias: Connections to graph coloring problems, IP formulations, and numerical experiments.
CoRR
(2019)
J. Andres Torres
,
Germain Fenger
,
Daman Khaira
,
Yuansheng Ma
,
Yuri Granik
,
Chris Kapral
,
Joydeep Mitra
,
Polina Krasnova
,
Dehia Ait-Ferhat
Overview and development of EDA tools for integration of DSA into patterning solutions.
ISQED
(2017)
Lars Liebmann
,
J. Andres Torres
A Designer's Guide to Subresolution Lithography: Enabling the Impossible to Get to the 14-nm Node [Tutorial].
IEEE Des. Test
30 (3) (2013)
J. Andres Torres
ICCAD-2012 CAD contest in fuzzy pattern matching for physical verification and benchmark suite.
ICCAD
(2012)
Minoo Mirsaeedi
,
J. Andres Torres
,
Mohab H. Anis
Self-aligned double patterning (SADP) layout decomposition.
ISQED
(2011)
Duo Ding
,
J. Andres Torres
,
David Z. Pan
High Performance Lithography Hotspot Detection With Successively Refined Pattern Identifications and Machine Learning.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
30 (11) (2011)