Login / Signup
Fabio Padovan
ORCID
Publication Activity (10 Years)
Years Active: 2012-2024
Publications (10 Years): 15
Top Topics
Lens Distortion
Communication Systems
Clock Gating
Phase Shift
Top Venues
ESSCIRC
IEEE J. Solid State Circuits
IEEE Trans. Circuits Syst. I Regul. Pap.
IEEE Trans. Circuits Syst. II Express Briefs
</>
Publications
</>
Agata Iesurum
,
Davide Manente
,
Fabio Padovan
,
Matteo Bassi
,
Andrea Bevilacqua
Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs.
IEEE J. Solid State Circuits
59 (1) (2024)
Davide Manente
,
Fabio Quadrelli
,
Fabio Padovan
,
Matteo Bassi
,
Andrea Mazzanti
,
Andrea Bevilacqua
A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures.
IEEE Trans. Circuits Syst. I Regul. Pap.
70 (2) (2023)
Lorenzo Tomasin
,
Pietro Andreani
,
Giovanni Boi
,
Fabio Padovan
,
Andrea Bevilacqua
A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise.
IEEE J. Solid State Circuits
57 (9) (2022)
Fabio Quadrelli
,
Davide Manente
,
David Seebacher
,
Fabio Padovan
,
Matteo Bassi
,
Andrea Mazzanti
,
Andrea Bevilacqua
A Broadband 22-31-GHz Bidirectional Image-Reject Up/Down Converter Module in 28-nm CMOS for 5G Communications.
IEEE J. Solid State Circuits
57 (7) (2022)
Agata Iesurum
,
Davide Manente
,
Fabio Padovan
,
Matteo Bassi
,
Andrea Bevilacqua
A 24 GHz Quadrature VCO Based on Coupled PLL with -134 dBc/Hz Phase Noise at 10 MHz Offset in 28 nm CMOS.
ESSCIRC
(2022)
D. Manente
,
Fabio Quadrelli
,
Fabio Padovan
,
Matteo Bassi
,
Andrea Mazzanti
,
Andrea Bevilacqua
A 22-31 GHz Bidirectional 5G Transceiver Front-End in 28 nm CMOS.
ESSCIRC
(2021)
Alessandro Franceschin
,
Pietro Andreani
,
Fabio Padovan
,
Matteo Bassi
,
Andrea Bevilacqua
A 19.5-GHz 28-nm Class-C CMOS VCO, With a Reasonably Rigorous Result on 1/f Noise Upconversion Caused by Short-Channel Effects.
IEEE J. Solid State Circuits
55 (7) (2020)
Matteo Bassi
,
Giovanni Boi
,
Fabio Padovan
,
Jonas Fritzin
,
Stefano Di Martino
,
Daniel Knauder
,
Andrea Bevilacqua
A 39-GHz Frequency Tripler With >40-dBc Harmonic Rejection for 5G Communication Systems in 28-nm Bulk CMOS.
ESSCIRC
(2019)
Alessandro Franceschin
,
Pietro Andreani
,
Fabio Padovan
,
Matteo Bassi
,
Roberto Nonis
,
Andrea Bevilacqua
A 19.5 GHz 28 nm CMOS Class-C VCO with Reduced 1/f Noise Upconversion.
ESSCIRC
(2019)
Fabio Padovan
,
Fabio Quadrelli
,
Matteo Bassi
,
Marc Tiebout
,
Andrea Bevilacqua
A quad-core 15GHz BiCMOS VCO with -124dBc/Hz phase noise at 1MHz offset, -189dBc/Hz FOM, and robust to multimode concurrent oscillations.
ISSCC
(2018)
Alessandro Franceschin
,
Fabio Padovan
,
Roberto Nonis
,
Andrea Bevilacqua
On the Optimal Operation Frequency to Minimize Phase Noise in Integrated Harmonic Oscillators.
IEEE Trans. Circuits Syst. II Express Briefs
(5) (2018)
Fabio Boscolo
,
Fabio Padovan
,
Fabio Quadrelli
,
Marc Tiebout
,
Andrea Neviani
,
Andrea Bevilacqua
A 21GHz 20.5%-tuning range Colpitts VCO with -119 dBc/Hz phase noise at 1MHz offset.
ESSCIRC
(2017)
Fabio Padovan
,
Marc Tiebout
,
Andrea Neviani
,
Andrea Bevilacqua
A 15.5-39GHz BiCMOS VGA with phase shift compensation for 5G mobile communication transceivers.
ESSCIRC
(2016)
Fabio Padovan
,
Marc Tiebout
,
Andrea Neviani
,
Andrea Bevilacqua
A 12 GHz 22 dB-Gain-Control SiGe Bipolar VGA With 2° Phase-Shift Variation.
IEEE J. Solid State Circuits
51 (7) (2016)
Stefano Brenna
,
Fabio Padovan
,
Andrea Neviani
,
Andrea Bevilacqua
,
Andrea Bonfanti
,
Andrea L. Lacaita
A 64-Channel 965-µW Neural Recording SoC With UWB Wireless Transmission in 130-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs
(6) (2016)
Fabio Padovan
,
Marc Tiebout
,
Koen L. R. Mertens
,
Andrea Bevilacqua
,
Andrea Neviani
Design of Low-Noise K-Band SiGe Bipolar VCOs: Theory and Implementation.
IEEE Trans. Circuits Syst. I Regul. Pap.
(2) (2015)
Fabio Padovan
,
Marc Tiebout
,
Andrea Neviani
,
Andrea Bevilacqua
A 12GHz 22dB-gain-control SiGe bipolar VGA with 2° phase shift variation.
ESSCIRC
(2015)
Fabio Padovan
,
Andrea Bevilacqua
,
Andrea Neviani
A 20Mb/s, 2.76 pJ/b UWB impulse radio TX with 11.7% efficiency in 130 nm CMOS.
ESSCIRC
(2014)
Fabio Padovan
,
Marc Tiebout
,
Koen L. R. Mertens
,
Andrea Bevilacqua
,
Andrea Neviani
A SiGe bipolar VCO for backhaul E-band communication systems.
ESSCIRC
(2012)