Login / Signup
Ching-Ji Huang
Publication Activity (10 Years)
Years Active: 2007-2018
Publications (10 Years): 1
Top Topics
Low Voltage
Chip Design
Highly Scalable
Systematic Errors
Top Venues
IEEE Trans. Circuits Syst. II Express Briefs
IEEE Trans. Circuits Syst. I Regul. Pap.
VLSI-DAT
ISCAS
</>
Publications
</>
Kuo-Chiang Chang
,
Shien-Chun Luo
,
Ching-Ji Huang
,
Jia-Hung Peng
,
Yuan-Hua Chu
MORAS: An energy-scalable system using adaptive voltage scaling.
VLSI-DAT
(2018)
Shien-Chun Luo
,
Ching-Ji Huang
,
Yuan-Hua Chu
A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer.
IEEE Trans. Circuits Syst. I Regul. Pap.
(6) (2014)
Shien-Chun Luo
,
Kuo-Chiang Chang
,
Ming-Pin Chen
,
Ching-Ji Huang
,
Yi-Fang Chiu
,
Po-Hsun Chen
,
Liang-Chia Cheng
,
Chih-Wei Liu
,
Yuan-Hua Chu
Separate Clock Network Voltage for Correcting Random Errors in ULV Clocked Storage Cells.
IEEE Trans. Circuits Syst. II Express Briefs
(12) (2014)
Kuo-Chiang Chang
,
Shien-Chun Luo
,
Ching-Ji Huang
,
Chih-Wei Liu
,
Yuan-Hua Chu
,
Shyh-Jye Jou
An ultra-low voltage hearing aid chip using variable-latency design technique.
ISCAS
(2014)
Shien-Chun Luo
,
Ching-Ji Huang
,
Yuan-Hua Chu
An Adaptive Pulse-Triggered Flip-Flop for a High-Speed and Voltage-Scalable Standard Cell Library.
IEEE Trans. Circuits Syst. II Express Briefs
(10) (2013)
Chin-Cheng Kuo
,
Meng-Jung Lee
,
Chien-Nan Jimmy Liu
,
Ching-Ji Huang
Fast Statistical Analysis of Process Variation Effects Using Accurate PLL Behavioral Models.
IEEE Trans. Circuits Syst. I Regul. Pap.
(6) (2009)
Chung-Yu Chang
,
Wei-Bin Yang
,
Ching-Ji Huang
,
Cheng-Hsing Chien
New Power Gating Structure with Low Voltage Fluctuations by Bulk Controller in Transition Mode.
ISCAS
(2007)