Login / Signup
Charles Eckert
ORCID
Publication Activity (10 Years)
Years Active: 2017-2023
Publications (10 Years): 7
Top Topics
Arithmetic Operations
Top Venues
IEEE Micro
CoRR
ISSCC
MWSCAS
</>
Publications
</>
Charles Eckert
,
Arun Subramaniyan
,
Xiaowei Wang
,
Charles Augustine
,
Ravishankar Iyer
,
Reetuparna Das
Eidetic: An In-Memory Matrix Multiplication Accelerator for Neural Networks.
IEEE Trans. Computers
72 (6) (2023)
Jingcheng Wang
,
Xiaowei Wang
,
Charles Eckert
,
Arun Subramaniyan
,
Reetuparna Das
,
David T. Blaauw
,
Dennis Sylvester
A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing.
IEEE J. Solid State Circuits
55 (1) (2020)
Charles Eckert
,
Xiaowei Wang
,
Jingcheng Wang
,
Arun Subramaniyan
,
Dennis Sylvester
,
David T. Blaauw
,
Reetuparna Das
,
Ravi R. Iyer
Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.
IEEE Micro
39 (3) (2019)
Jingcheng Wang
,
Xiaowei Wang
,
Charles Eckert
,
Arun Subramaniyan
,
Reetuparna Das
,
David T. Blaauw
,
Dennis Sylvester
A Compute SRAM with Bit-Serial Integer/Floating-Point Operations for Programmable In-Memory Vector Acceleration.
ISSCC
(2019)
Charles Eckert
,
Xiaowei Wang
,
Jingcheng Wang
,
Arun Subramaniyan
,
Ravi R. Iyer
,
Dennis Sylvester
,
David T. Blaauw
,
Reetuparna Das
Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.
CoRR
(2018)
Charles Eckert
,
Xiaowei Wang
,
Jingcheng Wang
,
Arun Subramaniyan
,
Ravi R. Iyer
,
Dennis Sylvester
,
David T. Blaauw
,
Reetuparna Das
Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.
ISCA
(2018)
Charles Eckert
,
Fatemeh Tehranipoor
,
John A. Chandy
DRNG: DRAM-based random number generation using its startup value behavior.
MWSCAS
(2017)