Login / Signup
Artjom Jasnetski
Publication Activity (10 Years)
Years Active: 2013-2017
Publications (10 Years): 4
Top Topics
Symbolic Execution
High Level
Fault Models
Source Code
Top Venues
MIXDES
DDECS
LATS
LATW
</>
Publications
</>
Adeboye Stephen Oyeniran
,
Artjom Jasnetski
,
Anton Tsertov
,
Raimund Ubar
High-level test data generation for software-based self-test in microprocessors.
MECO
(2017)
Artjom Jasnetski
,
Raimund Ubar
,
Anton Tsertov
Automated software-based self-test generation for microprocessors.
MIXDES
(2017)
Artjom Jasnetski
,
Stephen Adeboye Oyeniran
,
Anton Tsertov
,
Mario Schölzel
,
Raimund Ubar
High-level modeling and testing of multiple control faults in digital systems.
DDECS
(2016)
Artjom Jasnetski
,
Raimund Ubar
,
Anton Tsertov
On automatic software-based self-test program generation based on high-level decision diagrams.
LATS
(2016)
Artjom Jasnetski
,
Jaan Raik
,
Anton Tsertov
,
Raimund Ubar
New Fault Models and Self-Test Generation for Microprocessors Using High-Level Decision Diagrams.
DDECS
(2015)
Raimund Ubar
,
Anton Tsertov
,
Artjom Jasnetski
,
Marina Brik
Software-based self-test generation for microprocessors with high-level decision diagrams.
LATW
(2014)
Artjom Jasnetski
,
Raimund Ubar
,
Anton Tsertov
,
Helena Kruus
Laboratory framework TEAM for investigating the dependability issues of microprocessor systems.
EWME
(2014)
Anton Tsertov
,
Sergei Devadze
,
Artur Jutman
,
Artjom Jasnetski
On in-system programming of non-volatile memories.
MIXDES
(2013)