Sign in
Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study.
Michel Renovell
Jean-Michel Portal
Joan Figueras
Yervant Zorian
Published in:
ETW (1999)
Keyphrases
</>
case study
power consumption
logic programming
test cases
test data
modal logic
random access memory
high speed
predicate logic
asynchronous circuits