Defect-Oriented Verilog Fault Simulation of SoC Macros using a Stratified Fault Sampling Technique.