Login / Signup

High-level delay test generation for modular circuits.

Joonhwan YiJohn P. Hayes
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2006)
Keyphrases