Login / Signup

An automatic test pattern generator for minimizing switching activity during scan testing activity.

Seongmoon WangSandeep K. Gupta
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2002)
Keyphrases