Login / Signup

Efficient Fault Detection Architecture of Bit-Parallel Multiplier in Polynomial Basis of GF(2m) Using BCH Code.

Saeideh Nabipour
Published in: CoRR (2022)
Keyphrases