Sign in
Victor Avendaño
Publication Activity (10 Years)
Years Active: 2001-2015
Publications (10 Years): 2
Top Topics
Flip Flops
Fuzzy Neural Network
Design Methodology
Power Dissipation
Top Venues
LATS
LASCAS
</>
Publications
</>
Alexandro Giron-Allende
,
Victor Avendaño
,
Esteban Martinez Guerrero
A controllable setup and propagation delay flip-flop design.
LATS
(2015)
Alexandro Giron-Allende
,
Victor Avendaño
,
Esteban Martinez Guerrero
A design methodology using flip-flops controlled by PVT variation detection.
LASCAS
(2015)
Víctor H. Champac
,
Victor Avendaño
,
Joan Figueras
Built-In Sensor for Signal Integrity Faults in Digital Interconnect Signals.
IEEE Trans. Very Large Scale Integr. Syst.
18 (2) (2010)
Victor Avendaño
,
Víctor H. Champac
,
Joan Figueras
Signal integrity verification using high speed monitors.
ETS
(2004)
Victor Avendaño
,
Víctor H. Champac
,
Joan Figueras
Signal integrity loss in bus lines due to open shielding defects.
ETW
(2003)
Víctor H. Champac
,
Victor Avendaño
,
Gordana Jovanovic-Dolecek
Test of Data Retention Faults Sensing the Bit Line with a DFT Bases Differential Amplifier.
LATW
(2001)