​
Login / Signup
Umakanta Nanda
ORCID
Publication Activity (10 Years)
Years Active: 2012-2024
Publications (10 Years): 8
Top Topics
Error Detection
Power Consumption
Gate Dielectrics
Phase Locked Loop
Top Venues
Microelectron. J.
J. Low Power Electron.
Circuits Syst. Signal Process.
Integr.
</>
Publications
</>
Prakash Kumar Rout
,
Debiprasad Priyabrata Acharya
,
Debasish Nayak
,
Umakanta Nanda
Design of robust analog integrated circuit based on process corner performance variability minimization.
Integr.
94 (2024)
K. Manikanta
,
Umakanta Nanda
,
Chandan Kumar Pandey
Physics based model development of a double gate reverse T-shaped channel TFET including 1D and 2D band-to-band tunneling components.
Microelectron. J.
144 (2024)
Pratikhya Raut
,
Umakanta Nanda
,
Deepak Kumar Panda
Analytical drain current model development of twin gate TFET in subthreshold and super threshold regions.
Microelectron. J.
135 (2023)
Avtar Singh
,
Chandan Kumar Pandey
,
Umakanta Nanda
Performance analysis of silicon nanotube dielectric pocket Tunnel FET for reduced ambipolar conduction.
Microelectron. J.
126 (2022)
Debasish Nayak
,
Prakash Kumar Rout
,
Sudhakar Sahu
,
Debiprasad Priyabrata Acharya
,
Umakanta Nanda
,
Dhananjaya Tripathy
A novel indirect read technique based SRAM with ability to charge recycle and differential read for low power consumption, high stability and performance.
Microelectron. J.
97 (2020)
Debasish Nayak
,
Debiprasad Priyabrata Acharya
,
Prakash Kumar Rout
,
Umakanta Nanda
A high stable 8T-SRAM with bit interleaving capability for minimization of soft error rate.
Microelectron. J.
73 (2018)
Umakanta Nanda
,
Debiprasad Priyabrata Acharya
Adaptive PFD selection technique for low noise and fast PLL in multi-standard radios.
Microelectron. J.
64 (2017)
Umakanta Nanda
A Novel Error Detection Strategy for a Low Power Low Noise All-Digital Phase-Locked Loop.
J. Low Power Electron.
12 (1) (2016)
Umakanta Nanda
,
Debiprasad Priyabrata Acharya
,
Sarat Kumar Patra
Low Noise and Fast Locking Phase Locked Loop Using a Variable Delay Element in the Phase Frequency Detector.
J. Low Power Electron.
10 (1) (2014)
Umakanta Nanda
,
Debiprasad Priyabrata Acharya
,
Sarat Kumar Patra
A New Transmission Gate Cascode Current Mirror Charge Pump for Fast Locking Low Noise PLL.
Circuits Syst. Signal Process.
33 (9) (2014)
Pravat K. Rout
,
Umakanta Nanda
,
Debiprasad Priyabrata Acharya
,
Ganapati Panda
Design of LC VCO for optimal figure of merit performance using CMODE.
RAIT
(2012)