Shuou Nomura

Publication Activity (10 Years)

Years Active: 2006-2023
Publications (10 Years): 2

Top Topics

Mass Spectrometry Data

Secondary Storage

Top Venues

Proc. VLDB Endow.

Publications

Takumi Fujimori, Shuou Nomura
BOOSTER: Rethinking the erase operation of low-latency SSDs to achieve high throughput and less long latency. SYSTOR (2023)
Tomoya Suzuki, Kazuhiro Hiwada, Hirotsugu Kajihara, Shintaro Sano, Shuou Nomura, Tatsuo Shiozawa
Approaching DRAM performance by using microsecond-latency flash memory for small-sized random read accesses: a new access method and its graph applications. Proc. VLDB Endow. 14 (8) (2021)
Shuou Nomura, Matthew D. Sinclair, Chen-Han Ho, Venkatraman Govindaraju, Marc de Kruijf, Karthikeyan Sankaralingam
Sampling + DMR: practical and low-overhead permanent fault detection. ISCA (2011)
Shuou Nomura, Karthikeyan Sankaralingam, Ranganathan Sankaralingam
A fast and highly accurate path delay emulation framework for logic-emulation of timing speculation. ITC (2010)
Marc de Kruijf, Shuou Nomura, Karthikeyan Sankaralingam
A unified model for timing speculation: Evaluating the impact of technology scaling, CMOS design style, and fault recovery mechanism. DSN (2010)
Marc de Kruijf, Shuou Nomura, Karthikeyan Sankaralingam
Relax: an architectural framework for software recovery of hardware faults. ISCA (2010)
Shuou Nomura, Fumihiko Tachibana, Tetsuya Fujita, Chen Kong Teh, Hiroyuki Usui, Fumiyuki Yamane, Yukimasa Miyamoto, Chaiyasit Kumtornkittikul, Hiroyuki Hara, Takahiro Yamashita, Jun Tanabe, Masaru Uchiyama, Yoshiro Tsuboi, Takashi Miyamori, Takeshi Kitahara, Hironori Sato, Y. Homma, Shuuji Matsumoto, Keiko Seki, Y. Watanabe, Mototsugu Hamada, Makoto Takahashi
A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology. ISSCC (2008)
Fumihiko Tachibana, Hironori Sato, Takahiro Yamashita, Hiroyuki Hara, Takeshi Kitahara, Shuou Nomura, Fumiyuki Yamane, Yoshiro Tsuboi, Keiko Seki, Shuuji Matsumoto, Yoshinori Watanabe, Mototsugu Hamada
A process variation compensation scheme using cell-based forward body-biasing circuits usable for 1.2V design. CICC (2008)
Toshihide Fujiyoshi, Shinichiro Shiratake, Shuou Nomura, Tsuyoshi Nishikawa, Yoshiyuki Kitasho, Hideho Arakida, Yuji Okuda, Yoshiro Tsuboi, Mototsugu Hamada, Hiroyuki Hara, Tetsuya Fujita, Fumitoshi Hatori, Takayoshi Shimazawa, Kunihiko Yahagi, Hideki Takeda, Masami Murakata, Fumihiro Minami, Naoyuki Kawabe, Takeshi Kitahara, Katsuhiro Seta, Masafumi Takahashi, Yukihito Oowaki, Tohru Furuyama
A 63-mW H.264/MPEG-4 audio/visual codec LSI with module-wise dynamic Voltage/frequency scaling. IEEE J. Solid State Circuits 41 (1) (2006)