​
Login / Signup
Normann Mertig
ORCID
Publication Activity (10 Years)
Years Active: 2018-2021
Publications (10 Years): 6
Top Topics
Massive Graphs
Metaheuristic
Simulated Annealing
Combinatorial Optimization
Top Venues
Soft Comput.
CoRR
ISSCC
ReConFig
</>
Publications
</>
Kasho Yamamoto
,
Kazushi Kawamura
,
Kota Ando
,
Normann Mertig
,
Takashi Takemoto
,
Masanao Yamaoka
,
Hiroshi Teramoto
,
Akira Sakai
,
Shinya Takamaeda-Yamazaki
,
Masato Motomura
STATICA: A 512-Spin 0.25M-Weight Annealing Processor With an All-Spin-Updates-at-Once Architecture for Combinatorial Optimization With Complete Spin-Spin Interactions.
IEEE J. Solid State Circuits
56 (1) (2021)
Yuya Sugie
,
Yuki Yoshida
,
Normann Mertig
,
Takashi Takemoto
,
Hiroshi Teramoto
,
Atsuyoshi Nakamura
,
Ichigaku Takigawa
,
Shin-ichi Minato
,
Masanao Yamaoka
,
Tamiki Komatsuzaki
Minor-embedding heuristics for large-scale annealing processors with sparse hardware graphs of up to 102, 400 nodes.
Soft Comput.
25 (3) (2021)
Kasho Yamamoto
,
Kota Ando
,
Normann Mertig
,
Takashi Takemoto
,
Masanao Yamaoka
,
Hiroshi Teramoto
,
Akira Sakai
,
Shinya Takamaeda-Yamazaki
,
Masato Motomura
7.3 STATICA: A 512-Spin 0.25M-Weight Full-Digital Annealing Processor with a Near-Memory All-Spin-Updates-at-Once Architecture for Combinatorial Optimization with Complete Spin-Spin Interactions.
ISSCC
(2020)
Yuya Sugie
,
Yuki Yoshida
,
Normann Mertig
,
Takashi Takemoto
,
Hiroshi Teramoto
,
Atsuyoshi Nakamura
,
Ichigaku Takigawa
,
Shin-ichi Minato
,
Masanao Yamaoka
,
Tamiki Komatsuzaki
Minor-embedding heuristics for large-scale annealing processors with sparse hardware graphs of up to 102, 400 nodes.
CoRR
(2020)
Takashi Takemoto
,
Normann Mertig
,
Masato Hayashi
,
Saki Susa-Tanaka
,
Hiroshi Teramoto
,
Atsuyoshi Nakamura
,
Ichigaku Takigawa
,
Shin-ichi Minato
,
Tamiki Komatsuzaki
,
Masanao Yamaoka
FPGA-Based QBoost with Large-Scale Annealing Processor and Accelerated Hyperparameter Search.
ReConFig
(2018)
Yuya Sugie
,
Yuki Yoshida
,
Normann Mertig
,
Takashi Takemoto
,
Hiroshi Teramoto
,
Atsuyoshi Nakamura
,
Ichigaku Takigawa
,
Shin-ichi Minato
,
Masanao Yamaoka
,
Tamiki Komatsuzaki
Graph Minors from Simulated Annealing for Annealing Machines with Sparse Connectivity.
TPNC
(2018)