Login / Signup
Kuan-Te Wu
Publication Activity (10 Years)
Years Active: 2014-2018
Publications (10 Years): 6
Top Topics
Smart Grid
Impact Analysis
Blue Gene
Built In Self Test
Top Venues
ITC-Asia
ISCID (1)
ATS
ASP-DAC
</>
Publications
</>
Kuan-Te Wu
,
Jin-Fu Li
,
Chih-Yen Lo
,
Jenn-Shiang Lai
,
Ding-Ming Kwai
,
Yung-Fa Chou
A channel-sharable built-in self-test scheme for multi-channel DRAMs.
ASP-DAC
(2018)
Tang-Hsien Chang
,
Yu-Ting Hsu
,
Kuan-Te Wu
Vehicular Ad-Hoc Network with a Multi-Hop Transmission Protocol.
ISCID (1)
(2018)
Tsung-Fu Hsieh
,
Jin-Fu Li
,
Kuan-Te Wu
,
Jenn-Shiang Lai
,
Chih-Yen Lo
,
Ding-Ming Kwai
,
Yung-Fa Chou
Software-hardware-cooperated built-in self-test scheme for channel-based DRAMs.
ITC-Asia
(2017)
Pei-Shuo Chiu
,
Shyh-Jier Huang
,
Wei-Fu Su
,
Kuan-Te Wu
,
Che-Jung Hsu
An intelligent maintenance scheduling of distribution transformers in a smart grid.
GCCE
(2017)
Shyh-Jier Huang
,
Te-Yu Tai
,
Wei-Fu Su
,
Xian-Zong Liu
,
Kuan-Te Wu
,
Hung-Yu Su
A preliminary study on impact analysis of grid-connected PV systems considering additional transformer installations.
ISCAS
(2016)
Chi-Chun Yang
,
Jin-Fu Li
,
Yun-Chao Yu
,
Kuan-Te Wu
,
Chih-Yen Lo
,
Chao-Hsun Chen
,
Jenn-Shiang Lai
,
Ding-Ming Kwai
,
Yung-Fa Chou
A hybrid built-in self-test scheme for DRAMs.
VLSI-DAT
(2015)
Kuan-Te Wu
,
Jin-Fu Li
,
Yun-Chao Yu
,
Chih-Sheng Hou
,
Chi-Chun Yang
,
Ding-Ming Kwai
,
Yung-Fa Chou
,
Chih-Yen Lo
Intra-channel Reconfigurable Interface for TSV and Micro Bump Fault Tolerance in 3-D RAMs.
ATS
(2014)