Login / Signup
Ka-Fai Un
ORCID
Publication Activity (10 Years)
Years Active: 2008-2024
Publications (10 Years): 18
Top Topics
Keyword Spotting
Analog To Digital Converter
Feature Extractor
Image Recognition
Top Venues
IEEE Trans. Circuits Syst. II Express Briefs
IEEE Trans. Circuits Syst. I Regul. Pap.
ISSCC
IEEE J. Solid State Circuits
</>
Publications
</>
Yaozhong Ou
,
Wei-Han Yu
,
Ka-Fai Un
,
Chi-Hang Chan
,
Yan Zhu
A 119.64 GOPs/W FPGA-Based ResNet50 Mixed-Precision Accelerator Using the Dynamic DSP Packing.
IEEE Trans. Circuits Syst. II Express Briefs
71 (5) (2024)
Fei Tan
,
Wei-Han Yu
,
Ka-Fai Un
,
Rui Paulo Martins
,
Pui-In Mak
2.91-nJ/Decision Keyword-Spotting (KWS) Chip Featuring an Always-Retention 5T-SRAM in 28-nm CMOS.
IEEE J. Solid State Circuits
59 (2) (2024)
Fei Tan
,
Wei-Han Yu
,
Jinhai Lin
,
Ka-Fai Un
,
Rui Paulo Martins
,
Pui-In Mak
17.9 A 1.8% FAR, 2ms Decision Latency, 1.73nJ/Decision Keywords Spotting (KWS) Chip Incorporating Transfer-Computing Speaker Verification, Hybrid-Domain Computing and Scalable 5T-SRAM.
ISSCC
(2024)
Ran Zhang
,
Ka-Fai Un
,
Mingqiang Guo
,
Liang Qi
,
Dengke Xu
,
Weibing Zhao
,
Rui Paulo Martins
,
Franco Maloberti
,
Sai-Weng Sin
A Delta-Sigma-Based Computing-In-Memory Macro Targeting Edge Computation.
ISCAS
(2024)
Jinhai Lin
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
A 47nW Mixed-Signal Voice Activity Detector (VAD) Featuring a Non-Volatile Capacitor-ROM, a Short-Time CNN Feature Extractor and an RNN Classifier.
ISSCC
(2023)
Zhongyu Zhao
,
Rujian Cao
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
An FPGA-Based Transformer Accelerator Using Output Block Stationary Dataflow for Object Recognition Applications.
IEEE Trans. Circuits Syst. II Express Briefs
70 (1) (2023)
Jinhai Lin
,
Ka-Fai Un
,
Wei-Han Yu
,
Rui Paulo Martins
,
Pui-In Mak
A 47-nW Voice Activity Detector (VAD) Featuring a Short-Time CNN Feature Extractor and an RNN-Based Classifier With a Non-Volatile CAP-ROM.
IEEE J. Solid State Circuits
58 (11) (2023)
Feifei Chen
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
Design and Implementation of a Low Power Switched-Capacitor-Based Analog Feature Extractor for Voice Keyword Spotting.
APCCAS
(2022)
Feifei Chen
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
Analog Voice Activity Detector Featuring a Time-Domain CNN With Sparsity-Aware Computation and Sparsified Quantization in 28-nm CMOS.
IEEE J. Solid State Circuits
57 (11) (2022)
Lei Xuan
,
Ka-Fai Un
,
Chi-Seng Lam
,
Rui Paulo Martins
An FPGA-Based Energy-Efficient Reconfigurable Depthwise Separable Convolution Accelerator for Image Recognition.
IEEE Trans. Circuits Syst. II Express Briefs
69 (10) (2022)
Feifei Chen
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
Analog Voice Activity Detector (VAD) Featuring a Time-Domain CNN as a Programmable Feature Extractor and a Sparsity-Aware Computational Scheme in 28nm CMOS.
ISSCC
(2022)
Jixuan Li
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
An FPGA-Based Energy-Efficient Reconfigurable Convolutional Neural Network Accelerator for Object Recognition Applications.
IEEE Trans. Circuits Syst. II Express Briefs
68 (9) (2021)
Jixuan Li
,
Jiabao Chen
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
A 50.4 GOPs/W FPGA-Based MobileNetV2 Accelerator using the Double-Layer MAC and DSP Efficiency Enhancement.
A-SSCC
(2021)
Ka-Fai Un
,
Feifei Zhang
,
Pui-In Mak
,
Rui Paulo Martins
,
Anding Zhu
,
Robert Bogdan Staszewski
Design Considerations of the Interpolative Digital Transmitter for Quantization Noise and Replicas Rejection.
IEEE Trans. Circuits Syst. II Express Briefs
(1) (2020)
Ka-Fai Un
,
Gengzhen Qi
,
Jun Yin
,
Shiheng Yang
,
Shupeng Yu
,
Chio-In Ieong
,
Pui-In Mak
,
Rui Paulo Martins
1.2-to-2.4-mW 1.3-to-2.65-GHz Fractional-N Bang-Bang Digital PLL With 8-µs Settling Time for Multi-ISM-Band ULP Radios.
IEEE Trans. Circuits Syst. I Regul. Pap.
(9) (2019)
Wei-Han Yu
,
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
A 0.7-2.5 GHz, 61% EIRP System Efficiency, Four-Element MIMO TX System Exploiting Integrated Power-Relaxed Power Amplifiers and an Analog Spatial De-Interleaver.
IEEE Trans. Circuits Syst. I Regul. Pap.
(1) (2018)
Changzhi Li
,
Ka-Fai Un
,
Pui-In Mak
,
Ying Chen
,
José Maria Muñoz-Ferreras
,
Zhi Yang
,
Roberto Gómez-García
Overview of Recent Development on Wireless Sensing Circuits and Systems for Healthcare and Biomedical Applications.
IEEE J. Emerg. Sel. Topics Circuits Syst.
8 (2) (2018)
Chak-Fong Cheang
,
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
Time-domain I/Q-LOFT compensator using a simple envelope detector for a sub-GHz IEEE 802.11af WLAN transmitter.
ASP-DAC
(2016)
Chak-Fong Cheang
,
Ka-Fai Un
,
Wei-Han Yu
,
Pui-In Mak
,
Rui Paulo Martins
A Combinatorial Impairment-Compensation Digital Predistorter for a Sub-GHz IEEE 802.11af-WLAN CMOS Transmitter Covering a 10x-Wide RF Bandwidth.
IEEE Trans. Circuits Syst. I Regul. Pap.
(4) (2015)
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
A 53-to-75-mW, 59.3-dB HRR, TV-Band White-Space Transmitter Using a Low-Frequency Reference LO in 65-nm CMOS.
IEEE J. Solid State Circuits
48 (9) (2013)
Wei-Han Yu
,
Chak-Fong Cheang
,
Pui-In Mak
,
Weng-Fai Cheng
,
Ka-Fai Un
,
U-Wai Lok
,
Rui Paulo Martins
A Nonrecursive Digital Calibration Technique for Joint Elimination of Transmitter and Receiver I/Q Imbalances With Minimized Add-On Hardware.
IEEE Trans. Circuits Syst. II Express Briefs
(8) (2013)
Weng-Fai Cheng
,
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
A highly-linear ultra-wideband balun-LNA for cognitive radios.
EUROCON
(2011)
Miguel A. Martins
,
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
SC biquad filter with hybrid utilization of OpAmp and comparator-based circuit.
ISCAS
(2010)
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
Analysis and Design of Open-Loop Multiphase Local-Oscillator Generator for Wireless Applications.
IEEE Trans. Circuits Syst. I Regul. Pap.
(5) (2010)
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo Martins
An Open-loop Octave-phase Local-oscillator Generator with High-precision Correlated Phases for VHF/UHF Mobile-TV Tuners.
ISCAS
(2009)
Ka-Fai Un
,
Pui-In Mak
,
Rui Paulo da Silva Martins
A DC-offset-compensated, CT/DT hybrid filter with process-insensitive cutoff and low in-band group-delay variation for WLAN receivers.
APCCAS
(2008)