Login / Signup
A 119.64 GOPs/W FPGA-Based ResNet50 Mixed-Precision Accelerator Using the Dynamic DSP Packing.
Yaozhong Ou
Wei-Han Yu
Ka-Fai Un
Chi-Hang Chan
Yan Zhu
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2024)
Keyphrases
</>
dynamic environments
database
data sets
artificial intelligence
multi agent
signal processing
e learning
decision trees
optimal solution
mobile robot
high precision
hardware implementation
parallel implementation
digital signal processor