Login / Signup
K. M. Chen
Publication Activity (10 Years)
Years Active: 2006-2022
Publications (10 Years): 1
Top Topics
Cmos Technology
Random Access Memory
Low Voltage
Design Considerations
Top Venues
VLSI Technology and Circuits
</>
Publications
</>
M. Y. Song
,
C. M. Lee
,
S. Y. Yang
,
G. L. Chen
,
K. M. Chen
,
I J. Wang
,
Y. C. Hsin
,
K. T. Chang
,
C. F. Hsu
,
S. H. Li
,
J. H. Wei
,
T. Y. Lee
,
M. F. Chang
,
X. Y. Bao
,
C. H. Diaz
,
S. J. Lin
High speed (1ns) and low voltage (1.5V) demonstration of 8Kb SOT-MRAM array.
VLSI Technology and Circuits
(2022)
K. M. Chen
,
K. H. Tang
,
J. S. Liu
Reliability evaluation of BOAC and normal pad stacked-chip packaging using low-K wafers.
Microelectron. Reliab.
48 (3) (2008)
K. M. Chen
,
D. S. Jiang
,
N. H. Kao
,
J. Y. Lai
Effects of underfill materials on the reliability of low-K flip-chip packaging.
Microelectron. Reliab.
46 (1) (2006)
K. M. Chen
,
B. C. Wu
,
K. H. Tang
,
F. Y. Cheng
,
N. H. Kao
,
J. Y. Lai
An investigation into the effects of probing and wire bonding stress on the reliability of BOAC.
Microelectron. Reliab.
46 (2-4) (2006)