​
Login / Signup
Joyati Mondal
ORCID
Publication Activity (10 Years)
Years Active: 2013-2024
Publications (10 Years): 7
Top Topics
Logic Circuits
Test Set
Fault Models
Functional Decomposition
Top Venues
J. Circuits Syst. Comput.
ATS
IET Quantum Commun.
ISDCS
</>
Publications
</>
Joyati Mondal
,
Debesh Kumar Das
,
Bhargab B. Bhattacharya
Design-for-testability for reversible logic circuits based on bit-swapping.
IET Quantum Commun.
5 (2) (2024)
Joyati Mondal
,
Dipak Kumar Kole
,
Hafizur Rahaman
,
Debesh Kumar Das
,
Bhargab B. Bhattacharya
DFT with Universal Test Set for All Missing Gate Faults in Reversible Circuits.
J. Circuits Syst. Comput.
31 (10) (2022)
Joyati Mondal
,
Debesh Kumar Das
A new online testing technique for reversible circuits.
IET Quantum Commun.
3 (1) (2022)
Joyati Mondal
,
Arighna Deb
,
Debesh K. Das
An Efficient Design for Testability Approach of Reversible Logic Circuits.
J. Circuits Syst. Comput.
30 (6) (2021)
Joyati Mondal
,
Debesh Kumar Das
An Improved Online Testing Technique For Reversible Circuits.
ISDCS
(2020)
Joyati Mondal
,
Bappaditya Mondal
,
Dipak Kumar Kole
,
Hafizur Rahaman
,
Debesh Kumar Das
Boolean Difference Technique for Detecting All Missing Gate and Stuck-at Faults in Reversible Circuits.
J. Circuits Syst. Comput.
28 (12) (2019)
Joyati Mondal
,
Debesh Kumar Das
Design for Testability Technique of Reversible Logic Circuits Based on Exclusive Testing.
ATS
(2017)
Joyati Mondal
,
Debesh K. Das
,
Bhargab B. Bhattacharya
Design-for-testability in reversible logic circuits based on bit-swapping.
ATS
(2015)
Joyati Mondal
,
Bappaditya Mondal
,
Dipak Kumar Kole
,
Hafizur Rahaman
,
Debesh K. Das
Boolean Difference Technique for Detecting All Missing Gate Faults in Reversible Circuits.
DDECS
(2015)
Joyati Mondal
,
Debesh Kumar Das
,
Dipak Kumar Kole
,
Hafizur Rahaman
,
Bhargab B. Bhattacharya
On Designing Testable Reversible Circuits Using Gate Duplication.
VDAT
(2013)
Joyati Mondal
,
Debesh K. Das
,
Dipak Kumar Kole
,
Hafizur Rahaman
A design for testability technique for quantum reversible circuits.
EWDTS
(2013)