Login / Signup
Jinho Han
ORCID
Publication Activity (10 Years)
Years Active: 2000-2023
Publications (10 Years): 18
Top Topics
Matrix Multiplication
Image Recognition
Parallel Processing
Multithreading
Top Venues
AICAS
ISOCC
IEEE Trans. Very Large Scale Integr. Syst.
ICEIC
</>
Publications
</>
Sujin Park
,
Yi-Gyeong Kim
,
Young-Deuk Jeon
,
Min-Hyung Cho
,
Jinho Han
,
Youngsu Kwon
2.5D Large-Scale Interposer Bonding Process Verification using Daisy-Chain for PIM Heterogeneous Integration Platform.
ICEIC
(2023)
Sujin Park
,
Young-Deuk Jeon
,
Yi-Gyeong Kim
,
Min-Hyung Cho
,
Jinho Han
,
Jaehoon Chung
,
Jaewoong Choi
,
Youngsu Kwon
DQ and DQS Receiver for HBM3 Memory Interface with DFE Offset Calibration.
ISOCC
(2023)
Youngsu Kwon
,
Jinho Han
,
Yong Cheol Peter Cho
,
Juyeob Kim
,
Jaehoon Chung
,
Jaewoong Choi
,
Sujin Park
,
Igyeong Kim
,
Hyunjeong Kwon
,
Jinkyu Kim
,
Hyunmi Kim
,
Won Jeon
,
Young-Deuk Jeon
,
Min-Hyung Cho
,
Minseok Choi
Chiplet Heterogeneous-Integration AI Processor.
ICEIC
(2023)
Hyunjeong Kwon
,
Youngsu Kwon
,
Jinho Han
Backward Graph Construction and Lowering in DL Compiler for Model Training on AI Accelerators.
ISOCC
(2022)
Hyunjeong Kwon
,
Hyun-Mi Kim
,
Chun-Gi Lyuh
,
Jin-Kyu Kim
,
Jinho Han
,
Youngsu Kwon
AIWareK: Compiling PyTorch Model for AI Processor Using MLIR Framework.
AICAS
(2022)
Won Jeon
,
Yong Cheol Peter Cho
,
Hyun-Mi Kim
,
Hyeji Kim
,
Jaehoon Chung
,
Ju-Yeob Kim
,
Miyoung Lee
,
Chun-Gi Lyuh
,
Jinho Han
,
Youngsu Kwon
M3FPU: Multiformat Matrix Multiplication FPU Architectures for Neural Network Computations.
AICAS
(2022)
Jinho Han
,
Chun-Gi Lyuh
,
Kyeongsun Shin
,
Hyun-Mi Kim
,
Hyunjeong Kwon
,
Jaehoon Chung
,
Yong Cheol Peter Cho
,
Jinkyu Kim
,
Jeonghui Suk
,
Chan Kim
,
Minseok Choi
,
Youngsu Kwon
ArtBrain-K: AI Processor based-on 5-PetaFLOPS AI Server System.
AICAS
(2022)
Je-Seok Ham
,
Yong Cheol Peter Cho
,
Ju-Yeob Kim
,
Chun-Gi Lyuh
,
Jin-Kyu Kim
,
Jinho Han
,
Youngsu Kwon
HPC LINPACK Parameter Optimization on Homo-/Heterogeneous System of ARM Neoverse N1SDP.
HPC Asia
(2021)
Hyeji Kim
,
Jaehoon Chung
,
Kyoung-Seon Shin
,
Chun-Gi Lyuh
,
Hyun-Mi Kim
,
Chan Kim
,
Yong Cheol Peter Cho
,
Jeongmin Yang
,
Je-Seok Ham
,
Minseok Choi
,
Jinho Han
,
Youngsu Kwon
Live Demonstration: A Neural Processor for AI Acceleration.
ISCAS
(2021)
Youngsu Kwon
,
Jeongmin Yang
,
Yong Cheol Peter Cho
,
Kyoung-Seon Shin
,
Jaehoon Chung
,
Jinho Han
,
Chun-Gi Lyuh
,
Hyun-Mi Kim
,
Chan Kim
,
Min-Seok Choi
Function-Safe Vehicular AI Processor with Nano Core-In-Memory Architecture.
AICAS
(2019)
Youngsu Kwon
,
Yong Cheol Peter Cho
,
Jeongmin Yang
,
Jaehoon Chung
,
Kyoung-Seon Shin
,
Jinho Han
,
Chan Kim
,
Chun-Gi Lyuh
,
Hyun-Mi Kim
,
In San Jeon
,
Min-Seok Choi
AI 32TFLOPS Autonomous Driving Processor on AI-Ware with Adaptive Power Saving.
ISOCC
(2019)
Chan Kim
,
In San Jeon
,
Young-Su Kwon
,
Hyun-Mi Kim
,
Chun-Gi Lyuh
,
Yong Cheol Peter Cho
,
Jeongmin Yang
,
Jaehoon Chung
,
Kyoung-Seon Shin
,
Jinho Han
,
Min-Seok Choi
Implementation of Yolo-v2 Image Recognition and Other Testbenches for a CNN Accelerator.
ICCE-Berlin
(2019)
Jinho Han
,
Youngsu Kwon
,
Yong Cheol Peter Cho
,
Hoi-Jun Yoo
A 1GHz fault tolerant processor with dynamic lockstep and self-recovering cache for ADAS SoC complying with ISO26262 in automotive electronics.
A-SSCC
(2017)
Taehun Yoon
,
Joon-Yeong Lee
,
Jinhee Lee
,
Kwangseok Han
,
Jeong-Sup Lee
,
Sangeun Lee
,
Taeho Kim
,
Jinho Han
,
Hyosup Won
,
Jinho Park
,
Hyeon-Min Bae
A 103.125-Gb/s Reverse Gearbox IC in 40-nm CMOS for Supporting Legacy 10- and 40-GbE Links.
IEEE J. Solid State Circuits
52 (3) (2017)
Jinho Han
,
Youngsu Kwon
,
Kyeongjin Byun
,
Hoi-Jun Yoo
A Fault-Tolerant Cache System of Automotive Vision Processor Complying With ISO26262.
IEEE Trans. Circuits Syst. II Express Briefs
(12) (2016)
Jinho Han
,
Youngsu Kwon
,
Kyeongjin Byun
,
Hoi-Jun Yoo
A fault tolerant cache system of automotive vision processor complying with ISO26262.
ISCAS
(2016)
Joon-Yeong Lee
,
Jaehyeok Yang
,
Jong-Hyeok Yoon
,
Soon-Won Kwon
,
Hyosup Won
,
Jinho Han
,
Hyeon-Min Bae
A 4×10-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS.
IEEE Trans. Very Large Scale Integr. Syst.
24 (6) (2016)
Hyosup Won
,
Taehun Yoon
,
Jinho Han
,
Joon-Yeong Lee
,
Jong-Hyeok Yoon
,
Taeho Kim
,
Jeong-Sup Lee
,
Sangeun Lee
,
Kwangseok Han
,
Jinhee Lee
,
Jinho Park
,
Hyeon-Min Bae
A 0.87 W Transceiver IC for 100 Gigabit Ethernet in 40 nm CMOS.
IEEE J. Solid State Circuits
50 (2) (2015)
Jinho Han
,
Hyosup Won
,
Hyeon-Min Bae
0.6-2.7-Gb/s Referenceless Parallel CDR With a Stochastic Dispersion-Tolerant Frequency Acquisition Technique.
IEEE Trans. Very Large Scale Integr. Syst.
22 (6) (2014)
Jinho Han
,
Jaehyeok Yang
,
Hyeon-Min Bae
Analysis of a Frequency Acquisition Technique With a Stochastic Reference Clock Generator.
IEEE Trans. Circuits Syst. II Express Briefs
(6) (2012)
Se-Joong Lee
,
Jinho Han
,
Seung-Ho Hank
,
Joe-Ho Lee
,
Jung-Su Kim
,
Minkyu Je
,
Hoi-Jun Yoo
One chip-low power digital-TCXO with sub-ppm accuracy.
ISCAS
(2000)