Login / Signup
Jin-Fuw Lee
Publication Activity (10 Years)
Years Active: 1987-2009
Publications (10 Years): 0
</>
Publications
</>
Aditya Bansal
,
Rama N. Singh
,
Rouwaida Kanj
,
Saibal Mukhopadhyay
,
Jin-Fuw Lee
,
Emrah Acar
,
Amith Singhee
,
Keunwoo Kim
,
Ching-Te Chuang
,
Sani R. Nassif
,
Fook-Luen Heng
,
Koushik K. Das
Yield estimation of SRAM circuits using "Virtual SRAM Fab".
ICCAD
(2009)
Jin-Fuw Lee
,
Daniel L. Ostapko
,
Jeffery Soreff
,
C. K. Wong
On the Signal Bounding Problem in Timing Analysis.
ICCAD
(2001)
Khalid Rahmat
,
José Neves
,
Jin-Fuw Lee
Methods for calculating coupling noise in early design: a comparative analysis.
ICCD
(1998)
Jin-Fuw Lee
,
Donald T. Tang
,
Chak-Kuen Wong
A timing analysis algorithm for circuits with level-sensitive latches.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
15 (5) (1996)
Jin-Fuw Lee
,
Donald T. Tang
An Algorithm for Incremental Timing Analysis.
DAC
(1995)
Jin-Fuw Lee
,
Donald T. Tang
,
C. K. Wong
A timing analysis algorithm for circuits with level-sensitive latches.
ICCAD
(1994)
Jin-Fuw Lee
,
Chak-Kuen Wong
A performance-aimed cell compactor with automatic jogs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
11 (12) (1992)
Jin-Fuw Lee
,
Donald T. Tang
HIMALAYAS - a hierarchical compaction system with a minimized constraint set.
ICCAD
(1992)
Jin-Fuw Lee
A Layout Compaction Algorithm with Multiple Grid Constraints.
ICCD
(1991)
Jin-Fuw Lee
A new framework of design rules for compaction of VLSI layouts.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
7 (11) (1988)
Jin-Fuw Lee
,
Donald T. Tang
VLSI Layout Compaction with Grid and Mixed Constraints.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
6 (5) (1987)