Login / Signup

A timing analysis algorithm for circuits with level-sensitive latches.

Jin-Fuw LeeDonald T. TangC. K. Wong
Published in: ICCAD (1994)
Keyphrases