Login / Signup
Jami Wiedemer
ORCID
Publication Activity (10 Years)
Years Active: 2018-2020
Publications (10 Years): 3
Top Topics
Nm Technology
Random Access Memory
Power Line
Design Considerations
Top Venues
ISSCC
VLSI Circuits
IEEE J. Solid State Circuits
</>
Publications
</>
Zheng Guo
,
Jami Wiedemer
,
Yusung Kim
,
Prithvee Sundararajan Ramamoorthy
,
Prateeksha Bindiganavile Sathyaprasad
,
Smita Shridharan
,
Daeyeon Kim
,
Eric Karl
A 10nm SRAM Design using Gate-Modulated Self-Collapse Write Assist Enabling 175mV VMIN Reduction with Negligible Power Overhead.
VLSI Circuits
(2020)
Zheng Guo
,
Daeyeon Kim
,
Satyanand Nalam
,
Jami Wiedemer
,
Xiaofei Wang
,
Eric Karl
A 23.6-Mb/mm $^{2}$ SRAM in 10-nm FinFET Technology With Pulsed-pMOS TVC and Stepped-WL for Low-Voltage Applications.
IEEE J. Solid State Circuits
54 (1) (2019)
Zheng Guo
,
Daeyeon Kim
,
Satyanand Nalam
,
Jami Wiedemer
,
Xiaofei Wang
,
Eric Karl
SRAM in 10nm FinFET technology with pulsed PMOS TVC and stepped-WL for low-voltage applications.
ISSCC
(2018)