Login / Signup
Adrian Kneip
ORCID
Publication Activity (10 Years)
Years Active: 2021-2024
Publications (10 Years): 6
Top Topics
Clock Gating
Nm Technology
Low Power
Successive Approximation
Top Venues
IEEE Trans. Circuits Syst. I Regul. Pap.
CoRR
ESSCIRC
VLSI Circuits
</>
Publications
</>
Yufeng Yang
,
Adrian Kneip
,
Charlotte Frenkel
EvGNN: An Event-driven Graph Neural Network Accelerator for Edge Vision.
CoRR
(2024)
Adrian Kneip
,
David Bol
A 7T-NDR Dual-Supply 28-nm FD-SOI Ultra-Low Power SRAM With 0.23-nW/kB Sleep Retention and 0.8 pJ/32b Access at 64 MHz With Forward Back Bias.
IEEE Trans. Circuits Syst. I Regul. Pap.
70 (3) (2023)
Adrian Kneip
,
Martin Lefebvre
,
Julien Verecken
,
David Bol
CIM-SRAM With Multi-Bit Analog Batch-Normalization.
IEEE J. Solid State Circuits
58 (7) (2023)
Adrian Kneip
,
Martin Lefebvre
,
Julien Verecken
,
David Bol
A 1-to-4b 16.8-POPS/W 473-TOPS/mm2 6T-based In-Memory Computing SRAM in 22nm FD-SOI with Multi-Bit Analog Batch-Normalization.
ESSCIRC
(2022)
Rémi Dekimpe
,
Maxime Schramme
,
Martin Lefebvre
,
Adrian Kneip
,
Roghayeh Saeidi
,
Mathieu Xhonneux
,
Ludovic Moreau
,
Marco Gonzalez
,
Thibault Pirson
,
David Bol
SleepRider: a 5.5μW/MHz Cortex-M4 MCU in 28nm FD-SOI with ULP SRAM, Biomedical AFE and Fully-Integrated Power, Clock and Back-Bias Management.
VLSI Circuits
(2021)
Adrian Kneip
,
David Bol
Impact of Analog Non-Idealities on the Design Space of 6T-SRAM Current-Domain Dot-Product Operators for In-Memory Computing.
IEEE Trans. Circuits Syst. I Regul. Pap.
68 (5) (2021)