Login / Signup
Top-level activity-driven clock tree synthesis with clock skew variation considered.
Te-Jui Wang
Shih-Hsu Huang
Wei-Kai Cheng
Yih-Chih Chou
Published in:
ISCAS (2016)
Keyphrases
</>
power consumption
high speed
tree structure
duty cycle
data driven
neural network
lower level
genetic algorithm
higher level
machine learning
computer vision
search algorithm
multiresolution
collaborative learning
activity recognition
upper level