Login / Signup
A Gated Clock Scheme for Low Power Scan-Based BIST.
Yannick Bonhomme
Patrick Girard
Loïs Guiller
Christian Landrault
Serge Pravossoudovitch
Published in:
IOLTW (2001)
Keyphrases
</>
low power
power consumption
high speed
low cost
high power
logic circuits
single chip
low power consumption
vlsi circuits
digital signal processing
real time
image sensor
power saving
cmos technology
wireless transmission