• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization.

Feifei NiuQiang ZhouHailong YaoYici CaiJianlei YangChin Ngai Sze
Published in: ACM Great Lakes Symposium on VLSI (2011)
Keyphrases