Efficient Logic Verification and Test Validation for MOS LSI Circuits.

Kaoru Okazaki Toshihiko Yahara

Published in: ITC (1981)

Keyphrases

asynchronous circuits
delay insensitive
logic synthesis
neural network
digital circuits
flip flops
built in self test
cost effective
model checking
text retrieval
statistical tests
formal verification