Soft Error Hardened Latch Scheme for Enhanced Scan Based Delay Fault Testing.

Takashi Ikeda Kazuteru Namba Hideo Ito

Published in: DFT (2007)

Keyphrases

error rate
fault diagnosis
power consumption
error detection
neural network
fault model
error accumulation
data sets
low power
learning algorithm
fault injection
packet scheduling