Sign in

A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS.

Jean-Olivier PlouchartMark A. FerrissArun NatarajanAlberto Valdes-GarciaBodhisatwa SadhuAlexander V. RylyakovBenjamin D. ParkerMichael P. BeakesAydin BabakhaniSoner YaldizLawrence T. PileggiRamesh HarjaniScott K. ReynoldsJosé A. TiernoDaniel J. Friedman
Published in: CICC (2012)
Keyphrases
  • silicon on insulator
  • cmos technology
  • power consumption
  • high speed
  • high quality
  • ibm power processor
  • nm technology
  • low power
  • dual band