A High-Level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections.

Sunghoon Chun YongJoon Kim Taejin Kim Sungho Kang

Published in: VTS (2009)

Keyphrases

fault model
high level
high density
low level
signal processing
high speed
frequency domain
higher level
low cost
distributed systems
fault injection