A formal method for hardware IP design and integration under I/O and timing constraints.

Published in: ACM Trans. Embed. Comput. Syst. (2006)

Keyphrases