Assertion-Based Design Exploration of DVS in Network Processor Architectures.

Jia Yu Wei Wu Xi Chen Harry Hsieh Jun Yang Felice Balarin

Published in: DATE (2005)

Keyphrases

network design
computer architecture
case study
design process
complex networks
communication networks
memory hierarchy
computer networks
design principles
network model
single chip
multi core processors
functional verification