Login / Signup
Degradation Delay Model Extension to CMOS Gates.
Jorge Juan-Chico
Manuel J. Bellido
Paulino Ruiz-de-Clavijo
Antonio J. Acosta
Manuel Valencia-Barrero
Published in:
PATMOS (2000)
Keyphrases
</>
probabilistic model
theoretical analysis
computational model
high level
formal model
prior knowledge
high speed
mathematical model
information retrieval
case study
low cost
sufficient conditions
theoretical framework
neural network model
simulation model