Hardware Protection via Logic Locking Test Points.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2018)