Login / Signup

High-Throughput Partially Parallel Inter-Chip Link Architecture for Asynchronous Multi-Chip NoCs.

Naoya OnizawaAkira MochizukiHirokatsu ShirahamaMasashi ImaiTomohiro YonedaTakahiro Hanyu
Published in: IEICE Trans. Inf. Syst. (2014)
Keyphrases