Login / Signup

Design of an Optimal Test Pattern Generator for Built-in Self Testing of Path Delay Faults.

Debesh K. DasIndrajit ChaudhuriBhargab B. Bhattacharya
Published in: VLSI Design (1998)
Keyphrases