An embedded IDDQ testing circuit and technique.

Sotirios Matakias Yiorgos Tsiatouhas Angela Arapoyanni Themistoklis Haniotakis

Published in: ICECS (2005)

Keyphrases

high speed
embedded systems
correlation analysis
circuit design
analog circuits
machine learning
statistical tests
hw sw
analog vlsi
duty cycle