Architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on FPGAs.
Alessandro CevreroPanagiotis AthanasopoulosHadi Parandeh-AfsharAjay K. VermaPhilip BriskFrank K. GürkaynakYusuf LeblebiciPaolo IennePublished in: FPGA (2008)