Login / Signup

Gate-level simulation of CMOS circuits using the IDDM model.

Manuel J. BellidoJorge Juan-ChicoPaulino Ruiz-de-ClavijoAntonio J. AcostaManuel Valencia-Barrero
Published in: ISCAS (5) (2001)
Keyphrases