Sign in

Comments on "Leading-zero anticipatory logic for high-speed floating point addition" [with reply].

Vojin G. OklobdzijaHiroaki SuzukiHiroyuki MorinakaHiroshi MakinoYasunobu NakaseKoichiro MashikoTadashi Sumi
Published in: IEEE J. Solid State Circuits (1997)
Keyphrases
  • floating point
  • high speed
  • square root
  • fixed point
  • instruction set
  • interval arithmetic
  • artificial intelligence
  • bayesian networks
  • low power
  • information systems
  • email