Login / Signup
Designs of High-Speed Triple-Node-Upset Hardened Latch Based on Dual-Modular-Redundancy.
Zhengfeng Huang
Yan Zhang
Lei Ai
Huaguo Liang
Tianming Ni
Tai Song
Aibin Yan
Published in:
J. Circuits Syst. Comput. (2024)
Keyphrases
</>
directed graph
high speed
low power
graph structure
low cost
power consumption
high speed networks
modular structure
database
real time
linear programming
frame rate
search algorithm
social networks
high density
primal dual
genetic algorithm