Login / Signup
Quantitative SEU Fault Evaluation for SRAM-Based FPGA Architectures and Synthesis Algorithms.
Naifeng Jing
Ju-Yueh Lee
Zhe Feng
Weifeng He
Zhigang Mao
Shi-Jie Wen
Rick Wong
Lei He
Published in:
FPL (2011)
Keyphrases
</>
learning algorithm
evaluation methods
efficient implementation
data structure
computational cost
worst case
theoretical analysis
real time
times faster
benchmark datasets
parallel hardware
image processing algorithms
fault detection
evaluation method
orders of magnitude
signal processing
data sets