Login / Signup
Wei-Jen Huang
Publication Activity (10 Years)
Years Active: 1994-2023
Publications (10 Years): 1
Top Topics
Neural Fuzzy
Noisy Data
Duty Cycle
Biologically Plausible
Top Venues
IEEE Trans. Circuits Syst. II Express Briefs
VLSI-DAT
ISCAS
</>
Publications
</>
Teng-Cheng Chen
,
Tze-Yun Su
,
Wei-Jen Huang
Autonomous Constant On-Time Buck Converter With Pseudo Inductor Current Sensing for Modern High Performance Computing Devices.
ISCAS
(2023)
Ye-Sing Luo
,
Jiun-Ru Wang
,
Wei-Jen Huang
,
Je-Yu Tsai
,
I-Chin Wu
,
Yi-Fang Liao
,
Wan-Ting Tseng
,
Chen-Tung Yen
,
Pai-Chi Li
,
Shen-Iuan Liu
Ultrasonic telemetry and neural stimulator with FSK-PWM signaling.
VLSI-DAT
(2013)
Ye-Sing Luo
,
Jiun-Ru Wang
,
Wei-Jen Huang
,
Je-Yu Tsai
,
Yi-Fang Liao
,
Wan-Ting Tseng
,
Chen-Tung Yen
,
Pai-Chi Li
,
Shen-Iuan Liu
Ultrasonic Power/Data Telemetry and Neural Stimulator With OOK-PM Signaling.
IEEE Trans. Circuits Syst. II Express Briefs
(12) (2013)
Wei-Jen Huang
,
Shigeisa Nagayasu
,
Shen-Iuan Liu
A Rail-to-Rail Class-B Buffer With DC Level-Shifting Current Mirror and Distributed Miller Compensation for LCD Column Drivers.
IEEE Trans. Circuits Syst. I Regul. Pap.
(8) (2011)
Wei-Jen Huang
,
Shen-Iuan Liu
Capacitor-free low dropout regulators using nested Miller compensation with active resistor and 1-bit programmable capacitor array.
IET Circuits Devices Syst.
2 (3) (2008)
Khandker N. Quader
,
Eric R. Minami
,
Wei-Jen Huang
,
Ping K. Ko
,
Chenming Hu
Hot-carrier-reliability design guidelines for CMOS logic circuits.
IEEE J. Solid State Circuits
29 (3) (1994)