Login / Signup
Tao Lv
Publication Activity (10 Years)
Years Active: 2003-2016
Publications (10 Years): 2
Top Topics
Symbolic Execution
Variance Estimator
Design Automation
Constraint Solving
Top Venues
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
DATE
IEEE Trans. Very Large Scale Integr. Syst.
Asian Test Symposium
</>
Publications
</>
Yanhong Zhou
,
Tiancheng Wang
,
Huawei Li
,
Tao Lv
,
Xiaowei Li
Functional Test Generation for Hard-to-Reach States Using Path Constraint Solving.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
35 (6) (2016)
Jian Wang
,
Huawei Li
,
Tao Lv
,
Tiancheng Wang
,
Xiaowei Li
,
Sandip Kundu
Abstraction-Guided Simulation Using Markov Analysis for Functional Verification.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
35 (2) (2016)
Jian Wang
,
Huawei Li
,
Tao Lv
,
Tiancheng Wang
,
Xiaowei Li
Functional test generation guided by steady-state probabilities of abstract design.
DATE
(2014)
Zijian He
,
Tao Lv
,
Huawei Li
,
Xiaowei Li
Test Path Selection for Capturing Delay Failures Under Statistical Timing Model.
IEEE Trans. Very Large Scale Integr. Syst.
21 (7) (2013)
Yanhong Zhou
,
Tiancheng Wang
,
Tao Lv
,
Huawei Li
,
Xiaowei Li
Path Constraint Solving Based Test Generation for Hard-to-Reach States.
Asian Test Symposium
(2013)
Tao Zhang
,
Tao Lv
,
Xiaowei Li
An abstraction-guided simulation approach using Markov models for microprocessor verification.
DATE
(2010)
Zijian He
,
Tao Lv
,
Huawei Li
,
Xiaowei Li
An Efficient Algorithm for Finding a Universal Set of Testable Long Paths.
Asian Test Symposium
(2010)
Zijian He
,
Tao Lv
,
Huawei Li
,
Xiaowei Li
Fast path selection for testing of small delay defects considering path correlations.
VTS
(2010)
Zijian He
,
Tao Lv
,
Huawei Li
,
Xiaowei Li
Graph partition based path selection for testing of small delay defects.
ASP-DAC
(2010)
Zijian He
,
Tao Lv
,
Huawei Li
,
Xiaowei Li
On generation of a universal path candidate set containing testable long paths.
ITC
(2010)
Tao Lv
,
Huawei Li
,
Xiaowei Li
Automatic Selection of Internal Observation Signals for Design Verification.
VTS
(2009)
Tao Lv
,
Tong Xu
,
Yang Zhao
,
Huawei Li
,
Xiaowei Li
Bug analysis and corresponding error models in real designs.
HLDVT
(2007)
Tao Lv
,
Jianping Fan
,
Xiaowei Li
,
Ling-Yi Liu
Observability Statement Coverage Based on Dynamic Factored Use-Definition Chains for Functional Verification.
J. Electron. Test.
22 (3) (2006)
Tao Lv
,
Ling-Yi Liu
,
Yang Zhao
,
Hua-wei Li
,
Xiao-wei Li
An Observability Branch Coverage Metric Based on Dynamic Factored Use-Define Chains.
ATS
(2006)
Wei Lu
,
Xiu-Tao Yang
,
Tao Lv
,
Xiaowei Li
An Efficient Evaluation and Vector Generation Method for Observability-Enhanced Statement Coverage.
J. Comput. Sci. Technol.
20 (6) (2005)
Yu Hu
,
Yinhe Han
,
Huawei Li
,
Tao Lv
,
Xiaowei Li
Pair Balance-Based Test Scheduling for SOCs.
Asian Test Symposium
(2004)
Tao Lv
,
Jianping Fan
,
Xiaowei Li
An Efficient Observability Evaluation Algorithm Based on Factored Use-Def Chains.
Asian Test Symposium
(2003)