Login / Signup
Ramya Yarlagadda
Publication Activity (10 Years)
Years Active: 2021-2024
Publications (10 Years): 3
Top Topics
Low Power Consumption
Verilog Hdl
Digital Signal Processor
Metadata
Top Venues
VLSI Technology and Circuits
ESSCIRC
IEEE J. Solid State Circuits
</>
Publications
</>
Wei Tang
,
Sung-Gun Cho
,
Tim Tri Hoang
,
Jacob Botimer
,
Wei Qiang Zhu
,
Ching-Chi Chang
,
Cheng-Hsun Lu
,
Junkang Zhu
,
Yaoyu Tao
,
Tianyu Wei
,
Naomi Kavi Motwani
,
Mani Yalamanchi
,
Ramya Yarlagadda
,
Sirisha Rani Kale
,
Mark Flanigan
,
Allen Chan
,
Thungoc Tran
,
Sergey Y. Shumarayev
,
Zhengya Zhang
Arvon: A Heterogeneous System-in-Package Integrating FPGA and DSP Chiplets for Versatile Workload Acceleration.
IEEE J. Solid State Circuits
59 (4) (2024)
Wei Tang
,
Sung-Gun Cho
,
Tim Tri Hoang
,
Jacob Botimer
,
Wei Qiang Zhu
,
Ching-Chi Chang
,
Cheng-Hsun Lu
,
Junkang Zhu
,
Yaoyu Tao
,
Tianyu Wei
,
Naomi Kavi Motwani
,
Mani Yalamanchi
,
Ramya Yarlagadda
,
Sirisha Kale
,
Mark Flannigan
,
Allen Chan
,
Thungoc Tran
,
Sergey Y. Shumarayev
,
Zhengya Zhang
AIB 2.0 Interface to Provide Versatile Workload Acceleration.
VLSI Technology and Circuits
(2023)
Abraham Gonzalez
,
Jerry Zhao
,
Ben Korpan
,
Hasan Genc
,
Colin Schmidt
,
John Charles Wright
,
Ayan Biswas
,
Alon Amid
,
Farhana Sheikh
,
Anton Sorokin
,
Sirisha Kale
,
Mani Yalamanchi
,
Ramya Yarlagadda
,
Mark Flannigan
,
Larry Abramowitz
,
Elad Alon
,
Yakun Sophia Shao
,
Krste Asanovic
,
Borivoje Nikolic
106.1 GOPS/W Heterogeneous RISC-V Multi-Core Multi-Accelerator SoC in Low-Power 22nm FinFET.
ESSCIRC
(2021)