Login / Signup
Pooya Torkzadeh
ORCID
Publication Activity (10 Years)
Years Active: 2005-2023
Publications (10 Years): 13
Top Topics
Image Sensor
Bandpass
Decision Feedback
Spl Times
Top Venues
Int. J. Circuit Theory Appl.
Integr.
J. Circuits Syst. Comput.
IET Image Process.
</>
Publications
</>
Khadijeh Karamzadeh
,
Masood Teymouri
,
Massoud Dousti
,
Pooya Torkzadeh
A 256 × 256 CMOS image sensor with differential readout and data converter circuits.
Int. J. Circuit Theory Appl.
51 (7) (2023)
Farshad Aghasharif
,
Mohammadreza Malekpour
,
Reza Bigdeli
,
Pooya Torkzadeh
An 8 bits, RF UHF-Band DAC based on interleaved bandpass delta sigma modulator assisted by background digital calibration.
Integr.
84 (2022)
Hamideh Khajehnasir-Jahromi
,
Pooya Torkzadeh
,
Massoud Dousti
Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits.
Frontiers Inf. Technol. Electron. Eng.
23 (8) (2022)
Marzieh Moradi
,
Massoud Dousti
,
Pooya Torkzadeh
Designing a Low-Power LNA and Filter for Portable EEG Acquisition Applications.
IEEE Access
9 (2021)
Azad Mahmoudi
,
Pooya Torkzadeh
,
Massoud Dousti
A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications.
IEEE Trans. Very Large Scale Integr. Syst.
29 (5) (2021)
Alireza Mohammadi Anbaran
,
Pooya Torkzadeh
,
Reza Ebrahimpour
,
Nasour Bagheri
Modification and hardware implementation of cortex-like object recognition model.
IET Image Process.
14 (14) (2020)
Sahel Javahernia
,
Esmaeil Najafi Aghdam
,
Pooya Torkzadeh
An Ultra-Low-Power, 16 Bits CT Delta-Sigma Modulator Using 4-Bit Asynchronous SAR Quantizer for Medical Applications.
J. Circuits Syst. Comput.
29 (4) (2020)
Najmeh Cheraghi Shirazi
,
Abumoslem Jannesari
,
Pooya Torkzadeh
Fast-Transient-Response Low-Voltage Integrated, Interleaved DC-DC Converter for Implantable Devices.
J. Circuits Syst. Comput.
29 (1) (2020)
Siavash Heydarzadeh
,
Pooya Torkzadeh
,
Sirus Sadughi
A fully linear 5.2 GHz - 5.8 GHz digitally controlled oscillator in 65-nm CMOS technology.
Microelectron. J.
90 (2019)
Arash Ahmadpour Bijargah
,
Ali Heidary
,
Pooya Torkzadeh
,
Stoyan N. Nihtianov
An accurate and power-efficient period-modulator-based interface for grounded capacitive sensors.
Int. J. Circuit Theory Appl.
47 (8) (2019)
Hossein Sariri
,
Pooya Torkzadeh
,
Sirus Sadughi
A novel design of hybrid-time-interleaved current steering digital to analog converter and its behavioral simulation considering non-ideal effects.
Integr.
69 (2019)
Azad Mahmoudi
,
Pooya Torkzadeh
,
Massoud Dousti
A study of analog decision feedback equalization for ADC-Based serial link receivers.
Integr.
64 (2019)
Arash Ahmadpour Bijargah
,
Ali Heidary
,
Pooya Torkzadeh
,
Stoyan N. Nihtianov
Design trade-offs of a capacitance-to-voltage converter with a zoom-in technique for grounded capacitive sensors.
Int. J. Circuit Theory Appl.
46 (12) (2018)
Pooya Torkzadeh
,
Seyed Mojtaba Atarodi
Behavioral modeling of clock feed-through and channel charge injection non-ideal effects in SIMULINK for switched-capacitor integrator.
Simul. Model. Pract. Theory
18 (5) (2010)
Pooya Torkzadeh
,
Armin Tajalli
,
Seyed Mojtaba Atarodi
A fractional delay-locked loop for on chip clock generation applications.
ASP-DAC
(2005)
Pooya Torkzadeh
,
Armin Tajalli
,
Seyed Mojtaba Atarodi
Analysis of jitter peaking and jitter accumulation in re-circulating delay-locked loops.
ISCAS (3)
(2005)
Pooya Torkzadeh
,
Armin Tajalli
,
Seyed Mojtaba Atarodi
A wide tuning range, 1 GHz-2.5 GHz DLL-based fractional frequency synthesizer.
ISCAS (5)
(2005)