Palanichamy Manikandan

Publication Activity (10 Years)

Years Active: 2006-2016
Publications (10 Years): 1

Top Venues

EWDTS

ECCTD

J. Low Power Electron.

ISVLSI

Norwegian University of Science and Technology, Trondheim, Norway (PHD)

Education History

Norwegian University of Science and Technology, Trondheim, Norway

PHD

Publications

Papa-Sidi Ba, Sophie Dupuis, Palanichamy Manikandan, Marie-Lise Flottes, Giorgio Di Natale, Bruno Rouzeyre
Hardware Trust through Layout Filling: A Hardware Trojan Prevention Technique. ISVLSI (2016)
Palanichamy Manikandan, Mohammad Areef, Bjørn B. Larsen, Vladimir Hahanov
Selective Algorithms for Built-In Self-Test and Self-Diagnosis in Embedded SRAMS. J. Low Power Electron. 11 (4) (2015)
Papa-Sidi Ba, Palanichamy Manikandan, Sophie Dupuis, Marie-Lise Flottes, Giorgio Di Natale, Bruno Rouzeyre
Hardware Trojan prevention using layout-level design approach. ECCTD (2015)
Baghdadi Ammar Awni Abbas, Vladimir Ivanovich Hahanov, Palanichamy Manikandan, Eugenia Litvinova, S. Dementiev
Quantum modeling and repairing digital systems. EWDTS (2013)
Palanichamy Manikandan, Bjørn B. Larsen, Einar J. Aas
An Enhanced Path Delay Fault Simulator for Combinational Circuits. DSD (2011)
Palanichamy Manikandan, Bjørn B. Larsen, Einar J. Aas
Design of embedded TCAM based longest prefix match search engine. Microprocess. Microsystems 35 (8) (2011)
Palanichamy Manikandan, Bjørn B. Larsen, Einar J. Aas, Mohammad Areef
A programmable BIST with macro and micro codes for embedded SRAMs. EWDTS (2011)
Palanichamy Manikandan, Bjørn B. Larsen, Einar J. Aas
Experiments with ABIST test methodology applied to path delay fault testing. EWDTS (2010)
Palanichamy Manikandan, Bjørn B. Larsen, Einar J. Aas
Path-Delay Fault Testing in Embedded Content Addressable Memories. DSD (2010)
Palanichamy Manikandan, Bjørn B. Larsen, Einar J. Aas
Design of novel CAM core cell structures for an efficient implementation of low power BCAM system. ACM Great Lakes Symposium on VLSI (2009)
Palanichamy Manikandan, B. D. Liu, L. Y. Chiou, G. Sundar, Chittaranjan R. Mandal
Asynchronous Design Methodology for an Efficient Implementation of Low power ALU. APCCAS (2006)

Palanichamy Manikandan.css-eqlu8i{font-size:small;padding-left:4px;}

Publication Activity (10 Years)

Top Topics

Top Venues

Palanichamy Manikandan