Login / Signup
Norihito Kato
Publication Activity (10 Years)
Years Active: 2010-2022
Publications (10 Years): 5
Top Topics
Cmos Image Sensor
Top Venues
A-SSCC
IEEE Trans. Circuits Syst. I Regul. Pap.
Sensors
VLSI Circuits
</>
Publications
</>
Fukashi Morishita
,
Wataru Saito
,
Norihito Kato
,
Yoichi Iizuka
,
Masao Ito
High Accuracy Test Techniques with Fine Pattern Generator and Ramp Test Circuit for CMOS Image Sensor.
IEICE Trans. Electron.
(7) (2022)
Fukashi Morishita
,
Wataru Saito
,
Yoichi Iizuka
,
Norihito Kato
,
Ryota Otake
,
Masao Ito
A 30.2-µ Vrms Horizontal Streak Noise 8.3-Mpixel 60-Frames/s CMOS Image Sensor With Skew-Relaxation ADC and On-Chip Testable Ramp Generator for Surveillance Camera.
IEEE J. Solid State Circuits
57 (10) (2022)
Norihito Kato
,
Fukashi Morishita
,
Satoshi Okubo
,
Masao Ito
Circuit Techniques to Improve Low-Light Characteristics and High-Accuracy Evaluation System for CMOS Image Sensor.
Sensors
22 (16) (2022)
Fukashi Morishita
,
Norihito Kato
,
Satoshi Okubo
,
Takao Toi
,
Mitsuru Hiraki
,
Sugako Otani
,
Hideaki Abe
,
Yuji Shinohara
,
Hiroyuki Kondo
A CMOS Image Sensor and an AI Accelerator for Realizing Edge-Computing-Based Surveillance Camera Systems.
VLSI Circuits
(2021)
Wataru Saito
,
Yoichi Iizuka
,
Norihito Kato
,
Ryota Otake
,
Fukashi Morishita
A Low Noise and Linearity Improvement CMOS Image Sensor for Surveillance Camera with Skew-Relaxation Local Multiply Circuit and On-Chip Testable Ramp Generator.
A-SSCC
(2021)
Yuji Nakajima
,
Norihito Kato
,
Akemi Sakaguchi
,
Toshio Ohkido
,
Takahiro Miki
A 7-bit, 1.4 GS/s ADC With Offset Drift Suppression Techniques for One-Time Calibration.
IEEE Trans. Circuits Syst. I Regul. Pap.
(8) (2013)
Yuji Nakajima
,
Norihito Kato
,
Akemi Sakaguchi
,
Toshio Ohkido
,
Kenji Shimomaki
,
Hiroko Masuda
,
Chikahiro Shiroma
,
Michio Yotsuyanagi
,
Takahiro Miki
A 7b 1.4GS/s ADC with offset drift suppression techniques for one-time calibration.
CICC
(2012)
Yuji Nakajima
,
Akemi Sakaguchi
,
Toshio Ohkido
,
Norihito Kato
,
Tetsuya Matsumoto
,
Michio Yotsuyanagi
A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture.
IEEE J. Solid State Circuits
45 (4) (2010)